

1/18

FIG. 1(a)





FIG. 1(b)



10/506991

2/18

FIG. 1C






FIG. 1D



3/18


FIG. 1(e)



10/506991

4/18

FIG. 2



10/506991

5/18

FIG. 3(a)




FIG. 3(b)






FIG. 3(c)



10/506991


6/18

FIG. 4




7/18

FIG. 5



8/18

FIG. 6



10/506991

9/18

FIG. 7 (a)

TIME MEMORY	
ADDRESS	DATA
0000	0
0001	T1
0002	T2
0003	T3
0004	T4
⋮	⋮
N - 1	TN - 1
N	TN


FIG. 7 (b)

WAVEFORM MEMORY	
ADDRESS	DATA
0000	V0
0001	V1
0002	V2
0003	V3
0004	V4
⋮	⋮
N - 1	VN - 1
N	VN

10/506991

10/18


FIG. 8



10/506991

11/18

FIG. 9



10/506991

12/18

FIG. 10 (a)





FIG. 10 (b)



10/506997

13/18

FIG. 11






FIG. 12




14/18

FIG. 13



15/18

FIG. 14



16/18

FIG. 15




FIG. 16(a)





FIG. 16(b)



17/18

FIG. 17(a)





FIG. 17(b)



10/506991

18/18

FIG. 18(a)




FIG. 18(b)




FIG. 18(c)

